


1/38


FIG. 1



100


2/38

FIG. 2




3/38

FIG.3




4/38

FIG. 4




5/38

FIG. 5




6/38

FIG. 6



7/38


FIG. 7



700


8/38

FIG. 8



10/38

FIG. 10



total node capacitance is C_{Dummy} and nodal parasitic capacitance

total node capacitance is C_{DUT} and nodal parasitic capacitance

120 VHigh1

122 Clock Up

116 VHigh2

130

106

102

134

107

136

105

108

104

VLow

118

124 Clock Down

1109

1106

1102

1105

114

114

P-substrate

P-substrate

1112

1108


1100

1104

1110


12/38

FIG. 12




13/38

FIG. 13




14/38

FIG. 14




15/38

FIG. 15




16/38

FIG. 16



17/38


FIG. 17



[illegible]


20/38

FIG. 20






21/38

FIG. 21




22/38

FIG. 22




23/38

FIG. 23:




24/38

FIG. 24




25/38

FIG. 25




26/38

FIG. 26



27/38

FIG. 27



28/38

FIG. 28






FIG.29




30/38

FIG.30




31/38

FIG.31




33/38

FIG. 33




34/38

FIG.34




35/38

FIG. 35




3500



36/38


FIG. 36




3600

37/38

FIG. 37




3700



38/38

FIG. 38



3800

